Dual 2-Input NOR Gate

The NL27WZ02 is a high performance dual 2-input NOR Gate operating from a 1.65 V to 5.5 V supply.

Features

- Extremely High Speed: t_{PD} 2.5 ns (typical) at V_{CC} = 5.0 V
- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Over Voltage Tolerant Inputs
- LVTTL Compatible Interface Capability With 5.0 V TTL Logic with V_{CC} = 3.0 V
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- Replacement for NC7WZ02
- Chip Complexity: FET = 112
- Pb-Free Package is Available




Figure 1. Pinout





Figure 2. Logic Symbol



ON Semiconductor®

http://onsemi.com



L3 = Specific Device Code

- M = Date Code*
- = Pb-Free Package

(Note: Microdot may be in either location) *Date Code orientation may vary depending upon manufacturing location.

PIN ASSIGNMENT

| Pin | Function |
|-----|-----------------|
| 1 | A1 |
| 2 | B1 |
| 3 | Y2 |
| 4 | GND |
| 5 | A2 |
| 6 | B2 |
| 7 | Y1 |
| 8 | V _{CC} |

FUNCTION TABLE

| Inp | Output Y = A + B | |
|-----|---------------------|---|
| Α | В | Y |
| L | L | н |
| L | Н | L |
| н | L | L |
| Н | Н | L |

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS

| Para | Symbol | Value | Unit | |
|--|--|------------------|------------------------|------|
| DC Supply Voltage | | V _{CC} | -0.5 to +7.0 | V |
| DC Input Voltage | | VI | -0.5 to +7.0 | V |
| DC Output Voltage | | Vo | -0.5 to +7.0 | V |
| DC Input Diode Current | V _I < GND | I _{IK} | - 50 | mA |
| DC Output Diode Current | V _O < GND | I _{ОК} | - 50 | mA |
| DC Output Sink Current | | Ι _Ο | ±50 | mA |
| DC Supply Current per Supply Pin | | I _{CC} | ±100 | mA |
| DC Ground Current per Ground Pin | | I _{GND} | ±100 | mA |
| Storage Temperature Range | | T _{STG} | -65 to +150 | °C |
| Lead Temperature, 1 mm from Case for 1 | 0 Seconds | ΤL | 260 | °C |
| Junction Temperature under Bias | | TJ | + 150 | °C |
| Thermal Resistance (Note 1) | | θ_{JA} | 250 | °C/W |
| Power Dissipation in Still Air at 85°C | | PD | 250 | mW |
| Moisture Sensitivity | | MSL | Level 1 | |
| Flammability Rating | Oxygen Index: 28 to 34 | F _R | UL 94 V-0 @ 0.125 in | |
| ESD Withstand Voltage | Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) | V _{ESD} | > 2000 > 200 N/A | V |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace with no air flow.

Tested to EIA/JESD22-A114-A.
Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min | Max | Unit | |
|------------------------------------|---|-----------------|------------------|---------------------|------|
| Supply Voltage | Operating Data Retention Only | V _{CC} | 1.65 1.5 | 5.5 5.5 | V |
| Input Voltage (Note 5) | | VI | 0 | 5.5 | V |
| Output Voltage | (HIGH or LOW State) | Vo | 0 | V _{CC} | V |
| Operating Free-Air Temperature | | T _A | -55 | +125 | °C |
| Input Transition Rise or Fall Rate | $V_{CC} = 1.8 V \pm 0.15 V \\ V_{CC} = 2.5 V \pm 0.2 V \\ V_{CC} = 3.0 V \pm 0.3 V \\ V_{CC} = 5.0 V \pm 0.5 V$ | Δt/ΔV | 0 0 0 0 | 20 20 10 5 | ns/V |

5. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

| | | | V _{CC} | T _A = 25°C | | -55°C ≤ T | _A ≤ 125°C | | |
|--|---|-----------------|--|--|---|--|---|--|------|
| Parameter | Condition | Symbol | (V) | Min | Тур | Max | Min | Max | Unit |
| High-Level Input Voltage | | V _{IH} | 1.65 2.3 to 5.5 | 0.75 V _{CC} 0.7 V _{CC} | | | 0.75 V _{CC} 0.7 V _{CC} | | V |
| Low-Level Input Voltage | | V _{IL} | 1.65 2.3 to 5.5 | | | 0.25 V _{CC} 0.3 V _{CC} | | 0.25 V _{CC} 0.3 V _{CC} | V |
| High-Level Output Voltage V _{IN} = V _{IL} or V _{IH} | $ \begin{split} I_{OH} &= -100 \; \mu A \\ I_{OH} &= -4 \; mA \\ I_{OH} &= -8 \; mA \\ I_{OH} &= -12 \; mA \\ I_{OH} &= -16 \; mA \\ I_{OH} &= -24 \; mA \\ I_{OH} &= -32 \; mA \end{split} $ | V _{OH} | 1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5 | V _{CC} - 0.1 1.29 1.9 2.2 2.4 2.3 3.8 | V _{CC} 1.5 2.1 2.4 2.7 2.5 4.0 | | V _{CC} - 0.1 1.29 1.90 2.20 2.40 2.30 3.80 | | V |
| Low-Level Output Voltage $V_{IN} = V_{IH} \text{ or } V_{OH}$ | $ I_{OL} = 100 \ \mu A \\ I_{OL} = 4 \ m A \\ I_{OL} = 8 \ m A \\ I_{OL} = 12 \ m A \\ I_{OL} = 16 \ m A \\ I_{OL} = 24 \ m A \\ I_{OL} = 32 \ m A $ | V _{OL} | 1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5 | | 0.0 0.08 0.20 0.22 0.28 0.38 0.42 | 0.1 0.24 0.3 0.4 0.4 0.55 0.55 | | 0.1 0.24 0.3 0.4 0.4 0.55 0.55 | V |
| Input Leakage Current | V _{IN} = V _{CC} or GND | I _{IN} | 0 to 5.5 | | | ±0.1 | | ±1.0 | μΑ |
| Quiescent Supply Current | $V_{IN} = V_{CC}$ or GND | I _{CC} | 5.5 | | | 1.0 | | 10 | μA |

AC ELECTRICAL CHARACTERISTICS t_R = t_F = 3.0 ns


| | | | V _{CC} | V _{CC} T _A = 25°C | | ; | $-55^{\circ}C \leq T_{c}$ | _A ≤ 125°C | |
|-------------------|--|------------------|-----------------|---------------------------------------|------------|------------|---------------------------|----------------------|------|
| Parameter | Condition | Symbol | (V) | Min | Тур | Max | Min | Max | Unit |
| Propagation Delay | $R_L = 1 M\Omega, C_L = 15 pF$ | t _{PLH} | $1.8~\pm~0.15$ | 2.0 | 7.4 | 9.5 | 2.0 | 9.7 | ns |
| (Figure 3 and 4) | | t _{PHL} | 2.5 ± 0.20 | 1.2 | 3.3 | 5.4 | 1.2 | 5.8 | |
| | $ \begin{array}{l} R_L = 1 \ M\Omega, \ C_L = 15 \ pF \\ R_L = 500 \ \Omega, \ C_L = 50 \ pF \end{array} $ | | 3.3 ± 0.30 | 0.8 1.2 | 2.6 3.2 | 3.9 4.8 | 0.8 1.2 | 4.3 5.2 | |
| | $ \begin{array}{l} R_{L} = 1 \ M\Omega, \ C_{L} = 15 \ pF \\ R_{L} = 500 \ \Omega, \ C_{L} = 50 \ pF \end{array} $ | | 5.0 ± 0.50 | 0.5 0.8 | 1.9 2.5 | 3.1 3.7 | 0.5 0.8 | 3.3 4.0 | |

CAPACITIVE CHARACTERISTICS


| Parameter | Condition | Symbol | Typical | Unit |
|---|--|-----------------|-------------|------|
| Input Capacitance | V_{CC} = 5.5 V, V_{I} = 0 V or V_{CC} | C _{IN} | 2.5 | pF |
| Power Dissipation Capacitance (Note 6) | 10 MHz, V _{CC} = 3.3 V, V _I = 0 V or V _{CC} 10 MHz, V _{CC} = 5.5 V, V _I = 0 V or V _{CC} | C _{PD} | 9.0 11.0 | pF |


6. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

NL27WZ02











ORDERING INFORMATION


| | | | Device No | menclature | | | | |
|-------------|-------------------------------|--------------------------------|-----------------------------|------------|--------------------|-------------------|---------|-----------------------|
| Device | Logic Circuit Indicator | No. of Gates per Package | Temp Range Identifier | Technology | Device Function | Package Suffix | Package | Shipping [†] |
| NL27WZ02US | NL | 2 | 7 | WZ | 02 | US | US8 | 3000/Tape & Reel |
| NL27WZ02USG | | 2 | / | VVZ | 02 | 03 | 036 | SUUU/ Tape & neel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NL27WZ02

PACKAGE DIMENSIONS

US8 CASE 493-02 **ISSUE B**




NOTES

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETERS. З. DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR. MOLD FLASH. PROTRUSION AND GATE BURR SHALL NOT EXCEED 0.140 MM
- (0.0055") PER SIDE. DIMENSION "B" DOES NOT INCLUDE 4. INTER-LEAD FLASH OR PROTRUSION. INTER-LEAD FLASH AND PROTRUSION SHALL NOT E3XCEED 0.140 (0.0055") PER SIDE
- LEAD FINISH IS SOLDER PLATING WITH 5. THICKNESS OF 0.0076-0.0203 MM. (300-800 "). ALL TOLERANCE UNLESS OTHERWISE
- 6 SPECIFIED ±0.0508 (0.0002 ").

| | MILLIN | IETERS | INC | HES |
|-----|--------|---------|-------|-------|
| DIM | MIN | MIN MAX | | MAX |
| Α | 1.90 | 2.10 | 0.075 | 0.083 |
| В | 2.20 | 2.40 | 0.087 | 0.094 |
| С | 0.60 | 0.90 | 0.024 | 0.035 |
| D | 0.17 | 0.25 | 0.007 | 0.010 |
| F | 0.20 | 0.35 | 0.008 | 0.014 |
| G | 0.50 | BSC | 0.020 | BSC |
| н | 0.40 | REF | 0.016 | REF |
| J | 0.10 | 0.18 | 0.004 | 0.007 |
| K | 0.00 | 0.10 | 0.000 | 0.004 |
| L | 3.00 | 3.20 | 0.118 | 0.126 |
| м | 0 ° | 6 ° | 0 ° | 6 ° |
| N | 5 ° | 10 ° | 5 ° | 10 ° |
| Р | 0.23 | 0.34 | 0.010 | 0.013 |
| R | 0.23 | 0.33 | 0.009 | 0.013 |
| S | 0.37 | 0.47 | 0.015 | 0.019 |
| U | 0.60 | 0.80 | 0.024 | 0.031 |
| v | 0.12 | BSC | 0.005 | BSC |

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative